Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Conditioning input buffer for clock interpolation

Conditioning input buffer for clock interpolation

US Patent 7659763 · Granted Feb 9, 2010

Estimated economic value: $5,437,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Metastability-free clockless single flux quantum logic circuitry2025
Integer matrix multiplication based on mixed signal circuits2023
Direct current powered clockless superconducting logic family using dynamic inte2021
Direct current powered clockless superconducting logic family using dynamic inte2020
Phase interpolator calibration2017
Analog to digital converter with high precision offset calibrated integrating co2017
Analog to digital converter with high precision offset calibrated integrating co2017
Power-scalable skew compensation in source-synchronous parallel interfaces2016
Phase interpolator calibration2016
Apparatus and method for signal phase control in an integrated radio circuit2016
Apparatus and method for signal phase control in an integrated radio circuit2015
Programmable delay generator and cascaded interpolator2015