Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Glitch-free clock regeneration circuit

Glitch-free clock regeneration circuit

US Patent 7659757 · Granted Feb 9, 2010

Estimated economic value: $1,135,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Credit-based rate control for high-speed interfaces2011
Fair WRED for TCP UDP traffic mix2009
Feature implementation in a real time stamp distribution system2009
Method and apparatus for providing integral cell payload integrity verification 2008
Addressing error and address detection systems and methods2008
Zero clock delay metastability filtering circuit2007
Zero clock delay metastability filtering circuit2007
Periodic electrical signal frequency monitoring systems and methods2006
Feature implementation in a real time stamp distribution system2005
Method and apparatus for providing integral cell payload integrity verification 2004
Real time stamp distribution2004
Method and apparatus for providing integral cell payload integrity verification 2003