Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of reducing step height difference between doped regions of field oxide in an integrated circuit

Method of reducing step height difference between doped regions of field oxide in an integrated circuit

US Patent 7659180 · Granted Feb 9, 2010

Estimated economic value: $1,626,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Composition and method for cultivation, expansion, preservation and/or cell pret2024
Data update management in a cloud computing environment2023
Detection and mitigation for solid-state storage device read failures due to wea2022
Extending the life of a solid state drive by using MLC flash blocks in SLC mode2022
Mitigation of solid state memory read failures with a testing procedure2022
Storage device with configurable neural networks2022
Mitigation of solid state memory read failures2021
Random selection of code words for read voltage calibration2021
Mitigation of solid state memory read failures with peer based thresholds2021
Composition comprising a substantially pure population of multipotent stromal ce2021
Anti-angiogenic therapy based on exosomes derived from menstrual stem cells2021
Master set of read voltages for a non-volatile memory (NVM) to mitigate cross-te2021