Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Chip level scan chain planning for hierarchical design flows

Chip level scan chain planning for hierarchical design flows

US Patent 7657850 · Granted Feb 2, 2010

Estimated economic value: $17,054,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Chair2025
Sofa for pets2025
Chair2024
Pet sofa bed2023
Method and device for presenting information2020
Method for determining validity of delivering of promotion information, monitori2020
Method and device to associate at least one telecommunication user equipment to 2017
Hydrogenation catalyst and method of manufacturing the same2016
Rare earth ions doped silicate luminescent glass and preparation method thereof2016
Data transmission method and system2015
Brassiere cup and pad structure2011
System for communicating among vehicles and a communication system control cente2002