Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Non-volatile memory cell with improved programming technique with decoupling pass gates and equalize transistors

Non-volatile memory cell with improved programming technique with decoupling pass gates and equalize transistors

US Patent 7656698 · Granted Feb 2, 2010

Estimated economic value: $28,846,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method of fabricating a semiconductor device2021
Method of fabricating a semiconductor device2020
Modified design rules to improve device performance2019
Timing delay characterization method, memory compiler and computer program produ2019
Modified design rules to improve device performance2017
Method and control circuit for memory macro2017
Reading data from a memory cell2017
Tracking mechanisms2016
Pre-charging a data line2016
Shared tracking circuit2016
Boosting voltage level2016
Memory macro with a voltage keeper2016