Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Advanced CMOS using super steep retrograde wells

Advanced CMOS using super steep retrograde wells

US Patent 7655523 · Granted Feb 2, 2010

Estimated economic value: $11,818,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Semiconductor devices for high frequency applications2025
Mixed pitch track pattern2024
Integrated circuit with resurf region biasing under buried insulator layers2021
Transistor having double isolation with one floating isolation2021
Method for producing a ceramic component composed of a plurality of joined prefo2020
Integrated circuit with resurf region biasing under buried insulator layers2020
Galvanic isolator2020
Integrated circuit with resurf region biasing under buried insulator layers2019
Structures to avoid floating resurf layer in high voltage lateral devices2019
Method for creating the high voltage complementary BJT with lateral collector on2019
Diluted drift layer with variable stripe widths for power transistors2018
Structures to avoid floating RESURF layer in high voltage lateral devices2018