Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Using a delay clock to optimize the timing margin of sequential logic

Using a delay clock to optimize the timing margin of sequential logic

US Patent 7647535 · Granted Jan 12, 2010

Estimated economic value: $4,813,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Overvoltage protection circuits and methods of operating same2017
Systems and methods for power management in electronic devices2014
Systems and methods for monitoring and controlling binary state devices using a 2011
Input termination for delay locked loop feedback with impedance matching2011
Systems and methods for monitoring and controlling binary state devices using a 2010
Impedance matching logic2010
Modular distributive arithmetic logic unit2009
Minimizing timing skew among chip level outputs for registered output signals2007
Scan chain registers that utilize feedback paths within latch units to support t2007
ESD damage protection using a clamp circuit2000