Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for generating a deep N-well pattern for an integrated circuit design

Method for generating a deep N-well pattern for an integrated circuit design

US Patent 7645673 · Granted Jan 12, 2010

Assignee

No assignee recorded.

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Body-bias voltage routing structures2020
Body-bias voltage routing structures2020
Closed loop feedback control of integrated circuits2019
Body-bias voltage routing structures2018
Body-bias voltage routing structures2018
Frequency specific closed loop feedback control of integrated circuits2017
Body-bias voltage routing structures2016
Body-bias voltage routing structures2016
Closed loop feedback control of integrated circuits2016
Selective coupling of voltage feeds for body bias voltage in an integrated circu2016
Systems and methods for adjusting threshold voltage2015
Dynamic chip control2015