Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Integrated circuit having a memory arrangement

Integrated circuit having a memory arrangement

US Patent 7643341 · Granted Jan 5, 2010

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

System and method to emulate an electrically erasable programmable read-only mem2017
System and method to store data in an adjustably partitionable memory array2017
System and method for emulating an EEPROM in a non-volatile memory device2016
Word line address scan2016
System and method for providing voltage supply protection in a memory device2016
Method and system for switchable erase or write operations in nonvolatile memory2015
System and method for adaptive bit rate programming of a memory device2015
Method and circuit for protecting a MOSFET2011
Method and circuit for protecting a MOSFET2011
Method and circuit for protecting a MOSFET2010
Integrated circuit having a word line driver2010
Memory device, method for operating a memory device, and apparatus for use with 2010