Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › High-speed interface for high-density flash with two levels of pipelined cache

High-speed interface for high-density flash with two levels of pipelined cache

US Patent 7640398 · Granted Dec 29, 2009

Estimated economic value: $5,502,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Off-chip micro control and interface in a multichip integrated memory system2011
Redundancy scheme in memory2009
Column redundancy RAM for dynamic bit replacement in FLASH memory2009
Off-chip micro control and interface in a multichip integrated memory system2009
Nonvolatile semiconductor memory apparatus2008