Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Biasing scheme for low-voltage MOS cascode current mirrors

Biasing scheme for low-voltage MOS cascode current mirrors

US Patent 7639081 · Granted Dec 29, 2009

Estimated economic value: $12,029,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Piecewise correction of errors over temperature without using on-chip temperatur2025
Piecewise correction of errors over temperature without using on-chip temperatur2022
Monolithic reference architecture with burst mode support2018
Piecewise correction of errors over temperature without using on-chip temperatur2018
Architecture for VBUS pulsing in UDSM processes2014
Area and power efficient, high swing and monolitihic ground centered headphone a2011
Comparator with reduced power consumption2010