Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Digital phase locked loop for regenerating the clock of an embedded signal

Digital phase locked loop for regenerating the clock of an embedded signal

US Patent 7636409 · Granted Dec 22, 2009

Estimated economic value: $8,184,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Methods and apparatuses for allocating electromagnetic-spectrum jamming assets2017
Predicting performance of a software project2014
Digital phase locked loop for regenerating the clock of an embedded signal2007