Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Device, system and method of reduced-power memory address generation

Device, system and method of reduced-power memory address generation

US Patent 7634636 · Granted Dec 15, 2009

Estimated economic value: $24,562,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Apparatus and method for reduction of processor power consumption2008
Apparatus and method for reduction of power consumption in OS that use flat segm2005