Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Electropolished patterned metal layer for semiconductor devices

Electropolished patterned metal layer for semiconductor devices

US Patent 7629630 · Granted Dec 8, 2009

Estimated economic value: $4,723,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Methods of providing electrical isolation and semiconductor structures including2015
Self-aligned semiconductor trench structures2014
Self-aligned semiconductor trench structures2013
Methods of forming an integrated circuit with self-aligned trench formation2013
Methods of providing electrical isolation and semiconductor structures including2012
Self-aligned trench formation2012
Method of patterning noble metals for semiconductor devices by electropolishing2011
Semiconductor processing methods2011
Reverse metal process for creating a metal silicide transistor gate structure2009
Method and structure for a self-aligned silicided word line and polysilicon plug2009
Method for forming controlled geometry hardmasks including subresolution element2009
Methods of electrochemically treating semiconductor substrates2008