Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › External memory accessing DMA request scheduling in IC of parallel processing engines according to completion notification queue occupancy level

External memory accessing DMA request scheduling in IC of parallel processing engines according to completion notification queue occupancy level

US Patent 7627744 · Granted Dec 1, 2009

Estimated economic value: $7,246,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Multi-chip synchronization for digital radars2025
Method and system for multi-chip operation of radar systems2025
Method and system for multi-chip operation of radar systems2025
Method and system for intefrence management for digital radars2024
Multi-chip synchronization for digital radars2024
Software defined automotive radar systems2024
Software defined automotive radar systems2024
Method and system for multi-chip operation of radar systems2024
Method and system for multi-chip operation of radar systems2024
Frequency modulated signal cancellation in variable power mode for radar applica2024
Reduced complexity FFT-based correlation for automotive radar2023
Reduced complexity FFT-based correlation for automotive radar2023