Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Efficient modular reduction and modular multiplication

Efficient modular reduction and modular multiplication

US Patent 7627114 · Granted Dec 1, 2009

Estimated economic value: $16,004,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Error correcting code for correcting single symbol errors and detecting double b2019
Dumbbell assembly2011
Method for prognostic maintenance in semiconductor manufacturing equipments2011
Low cost symbol error correction coding and decoding2009
(18, 9) Error correction code for double error correction and triple error detec2007
Method and apparatus for encoding special uncorrectable errors in an error corre2007
Symbol level error correction codes which protect against memory chip and bus li2006
Hardware implementation for modular multiplication using a plurality of almost e2006
Multi-cycle symbol level error correction and memory system2006
Circuits for calculating modular multiplicative inverse2005
Method for implementing the chinese remainder theorem2005
Circuits and methods for modular exponentiation2005