Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › High-speed dithering architecture

High-speed dithering architecture

US Patent 7623721 · Granted Nov 24, 2009

Estimated economic value: $9,046,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Independent multi-page read operation enhancement technology2025
Memory programming techniques2021
System and method for performing a concurrent multiple page read of a memory arr2019
Method and apparatus for avoiding bus contention after initialization failure2019
Adaptive MPEG noise reducer2015
Systems and methods for a motion compensated picture rate converter2012
Adaptive MPEG noise reducer2012
High-speed dithering architecture2011
Film grain generation and addition2011
Reconfigurable self-calibrating adaptive noise reducer2010
Film grain generation and addition2010
Method to up-sample frequency rich images without significant loss of image shar2004