Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › System for ESD protection with extra headroom in relatively low supply voltage integrated circuits

System for ESD protection with extra headroom in relatively low supply voltage integrated circuits

US Patent 7622775 · Granted Nov 24, 2009

Estimated economic value: $15,525,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Digital television chip, system and method thereof2016
Programmable poly fuse using a P-N junction breakdown2015
Programmable poly fuse2013
Semiconductor device assembly and method thereof2013
System for ESD protection with extra headroom in relatively low supply voltage i2012
System for ESD protection with extra headroom in relatively low supply voltage i2012
Memory device using antifuses2012
Semiconductor device assembly and method thereof2011
Quad SRAM based one time programmable memory2011
Method and system for charge sensing with variable gain, offset compensation, an2011
Track and hold amplifiers and analog to digital converters2011
Bond pad array for complex IC2010