Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Central processing unit architecture with multiple pipelines which decodes but does not execute both branch paths

Central processing unit architecture with multiple pipelines which decodes but does not execute both branch paths

US Patent 7620804 · Granted Nov 17, 2009

Estimated economic value: $4,636,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Lens assembly and augmented reality glasses2025
Calibration system with at least one camera and method thereof2021
Liquid crystal display device2020
Universal serial bus type C transmission line and transmission device2019
Liquid crystal display base2018
Smart meter and data assignment method2018
Universal serial bus (USB) 3.0 compatible host with lower operation power consum2016
Universal serial bus USB 3.0 compatible host with lower operation power consumpt2016
Phosphor plate and illumination system with the same2013
Frequency calibration circuit for automatically calibrating a frequency generate2013
Method for avoiding unnecessary excessive stay of short cycle in discontinuous r2011
Method of transferring data between computer peripherals2007