Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Circuit having logic state retention during power-down and method therefor

Circuit having logic state retention during power-down and method therefor

US Patent 7619440 · Granted Nov 17, 2009

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Cellular modem processing2015
Device and method for media access control2015
Dynamic voltage scaling interface2014
Method and device for frame synchronization2012
Cellular modem processing2012
Techniques for operating a processor subsystem to service masked interrupts duri2010
Cellular modem processing2009
Power management system2009
State retention within a data processing system2008
State retention within a data processing system2007
Method and apparatus for entering a low power mode2007
Integrated circuit well bias circuitry2007