Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for reducing parasitic capacitance

Method and apparatus for reducing parasitic capacitance

US Patent 7619298 · Granted Nov 17, 2009

Estimated economic value: $2,669,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Detecting possible security violations in an integrated circuit2025
Temperature sensor2024
Detecting possible security violations in an integrated circuit2024
Data delay compensator circuit2022
Integrated circuit with enhanced operation over operating ranges utilizing a pro2021
Fractional N PLL with sigma-delta noise cancellation2021
Integrated circuit clock management during low power operations2021
Phase to digital converter2020
Temperature sensor circuitry and method therefor2019
Thermal monitoring system in an integrated circuit die2019
Operation amplifiers with offset cancellation2018
System, apparatus, and method for promoting usage of core muscles and other appl2017