Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Verifying an IC layout in individual regions and combining results

Verifying an IC layout in individual regions and combining results

US Patent 7617464 · Granted Nov 10, 2009

Estimated economic value: $4,782,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

System and method to process a virtual partition cell injected into a hierarchic2023
Verifying an IC layout in individual regions and combining results2011
Oxyfullerene hollow nanospheres and process for the preparation thereof2008
Wide geometry recognition by using circle-tangent variable spacing model2007
Three-dimensional vector processor1991