Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Methods and apparatus for managing LSI power consumption and degradation using clock signal conditioning

Methods and apparatus for managing LSI power consumption and degradation using clock signal conditioning

US Patent 7616043 · Granted Nov 10, 2009

Estimated economic value: $743,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Speaker having an adhesive composition2024
Imaging device, imaging method, and electronic apparatus2023
Imaging device, imaging method, and electronic apparatus2022
Methods and apparatus for managing clock skew between clock domain boundaries2010
Method and apparatus for adaptive clock phase control for LSI power reduction2010
Method and system for rebooting a processor in a multi-processor system2010
Methods and apparatus for managing clock skew2007
Methods and apparatus for reducing power consumption in a processor using clock 2007
Junction field effect transistor and method of producing the same2001
Super buffer and DCFL circuits with Schottky barrier diode1994
Three-dimensional optical-electronic integrated circuit device with raised secti1994
Semiconductor integrated circuit having clock signal generator1994