Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Optimized circuit design layout for high performance ball grid array packages

Optimized circuit design layout for high performance ball grid array packages

US Patent 7611981 · Granted Nov 3, 2009

Estimated economic value: $14,818,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Optimized circuit design layout for high performance ball grid array packages2011
Optimized circuit design layout for high performance ball grid array packages2011
Ball grid array package and method using enhanced power and ground distribution 2002
Ball grid array package and method using enhanced power and ground distribution 2002
Optimized circuit design layout for high performance ball grid array packages2001
Optimized circuit design layout for high performance ball grid array packages2001
Ball grid array package and method using enhanced power and ground distribution 2000
Ball grid array package and method using enhanced power and ground distribution 2000
Semiconductor package with offset die pad2000
Semiconductor package with offset die pad2000
Ball grid array package2000
Ball grid array package having a deformable metal layer and method1999