Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Power consumption reduction techniques for an RF receiver implementing a mixing DAC architecture

Power consumption reduction techniques for an RF receiver implementing a mixing DAC architecture

US Patent 7599676 · Granted Oct 6, 2009

Estimated economic value: $6,299,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Interface/synchronization circuits for radio frequency receivers with mixing DAC2010
Providing a low phase noise reference signal2010
Techniques for performing gain and phase correction in a complex radio frequency2010
Receiver architectures utilizing coarse analog tuning and associated methods2009
Mixing DAC architectures for a radio frequency receiver2008
Systems and methods for using cascoded output switch in low voltage high speed l2006
Method and apparatus to achieve a process, temperature and divider modulus indep2006
Low-jitter loop filter for a phase-locked loop system2004
Low-jitter loop filter for a phase-locked loop system2004