Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Correcting offset errors associated with a sub-ADC in pipeline analog to digital converters

Correcting offset errors associated with a sub-ADC in pipeline analog to digital converters

US Patent 7595744 · Granted Sep 29, 2009

Estimated economic value: $11,602,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Analog-to-digital converter (ADC) having linearization circuit with reconfigurab2025
Metastability error detection and BER improvement technique in pipelined ADCs2025
Voltage-to-delay converter2025
Methods and apparatus to improve performance of voltage to delay converters2025
Motor control2025
Switched bleed currents2025
Calibration in non-linear multi-stage delay-to-digital conversion circuits2025
Enabling an external resistor for an oscillator2025
Multi-point reference distribution circuit2025
High quiescent current control2025
Identifying defect sensitive codes for testing devices with input or output code2025
Error correction in speech recognition2025