Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025

Method and apparatus for fixing best case hold time violations in an integrated circuit design

US Patent 7590957 · Granted Sep 15, 2009

Estimated economic value: $13,963,000

Assignee

Inventors

View full patent text on Google Patents →