Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Counter-based memory disambiguation techniques for selectively predicting load/store conflicts

Counter-based memory disambiguation techniques for selectively predicting load/store conflicts

US Patent 7590825 · Granted Sep 15, 2009

Estimated economic value: $19,566,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Mechanism for efficient accessing to memory controllers with non-power-of-two si2025
Extending dual inline memory module (DIMM) lifespans based on fault characteriza2025
Apparatuses, methods, and systems for hashing instructions2025
Bit efficient memory error correcting coding and decoding scheme2025
Memory space assignment for memory controllers in non-power of two quantities2025
Memory device and module life expansion2025
Restricting usage of encryption keys by untrusted software2024
Apparatuses, methods, and systems for hashing instructions2023
Apparatuses, methods, and systems for hashing instructions2023
Co-existence of trust domain architecture with multi-key total memory encryption2022
Apparatuses, methods, and systems for hashing instructions2021
Coarse-grain reconfigurable array processor with concurrent handling of multiple2021