Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025

System and a method for blocking off processors when communication paths between adapters and a cache memory are determined to be secure

US Patent 7590719 · Granted Sep 15, 2009

Estimated economic value: $88,000

Assignee

Inventors

View full patent text on Google Patents →