{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Managing floating gate-to-floating gate spacing to support scalability", "item": "https://www.patentleaderboard.com/patent/7582530"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Managing floating gate-to-floating gate spacing to support scalability

Managing floating gate-to-floating gate spacing to support scalability

US Patent 7582530 · Granted Sep 1, 2009

Estimated economic value: $29,239,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

3D NAND with inter-wordline airgap2025
Stack of horizontally extending and vertically overlapping features, methods of 2025
Apparatus and methods including source gates2024
Weak erase pulse2024
Block-to-block isolation and deep contact using pillars in a memory array2024
Method and apparatus to mitigate hot electron read disturbs in 3D nand devices2024
Overcoming error correction coding mis-corrects in non-volatile memory2024
Stack of horizontally extending and vertically overlapping features, methods of 2024
Multi-decks memory device including inter-deck switches2023
Memory cell pillar including source junction plug2023
Apparatuses, systems, and methods for heating a memory device2023
Stack of horizontally extending and vertically overlapping features, methods of 2022