Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025

Procedure and device for programming a DMA controller in which a translated physical address is stored in a buffer register of the address processing unit and then applied to the data bus and stored in a register of the DMA controller

US Patent 7581039 · Granted Aug 25, 2009

Estimated economic value: $4,406,000

Assignee

Inventors

View full patent text on Google Patents →