Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Systems and methods for mitigating latency associated with error detection and correction

Systems and methods for mitigating latency associated with error detection and correction

US Patent 7577890 · Granted Aug 18, 2009

Estimated economic value: $27,792,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

CXL fabric extensions2025
Mechanism to enable out-of-order packet processing in a datatype engine2025
Mechanism to represent data structures for a datatype engine and provide inline 2024
Hot-swappable no cable touch switch enclosure2024
Co-packaged multiplane networks2023
Hot-swappable no cable touch switch enclosure2023
Method and system for virtual channel remapping2022
Using a directory-based cache coherence system to regulate snooping2022
Physical layer low-latency forward error correction2022
Method and system for enhanced queue management in a switch2022
Utilization of component group tables in a computing network2021
External memory controller2021