Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Clock multiplier structure for fixed speed testing of integrated circuits

Clock multiplier structure for fixed speed testing of integrated circuits

US Patent 7577231 · Granted Aug 18, 2009

Estimated economic value: $24,774,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

TCAM field enable logic2017
Electronically programmable fuse security encryption2015
Protection of one-time programmable (OTP) memory2015
Circuit design with growable capacitor arrays2013
Adjustable clock multiplier and method2003
Method and system for filling non-complex polygons using vertical spans1994
Method and system for double error antialiasing in a computer display system1994