Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Data invalid signal for non-deterministic latency in a memory system

Data invalid signal for non-deterministic latency in a memory system

US Patent 7571297 · Granted Aug 4, 2009

Estimated economic value: $15,097,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Enabling a secure boot from non-volatile memory2020
Systems and methods for internal initialization of a nonvolatile memory2019
Enabling a secure boot from non-volatile memory2018
Enabling a secure boot from non-volatile memory2015
Systems and methods for internal initialization of a nonvolatile memory2014
Continuous isochronous read access and measurement of data stored in non-volatil2013
Configuring levels of program/erase protection in flash devices2013
Method and apparatus for an always open write-only register based memory mapped 2012
Low-cost pseudo-random nonce value generation system and method2011
Accelerating integrity checks of code and data stored in non-volatile memory2010
Universal nonvolatile memory boot mode2009
Address scrambling to simplify memory controller's address output multiplexer2009