Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Automated hardware parity and parity error generation technique for high availability integrated circuits

Automated hardware parity and parity error generation technique for high availability integrated circuits

US Patent 7568130 · Granted Jul 28, 2009

Estimated economic value: $30,701,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Molecular encoding of recycling information2025
Using multiple radios to provide service on the same channel to support a new st2015
Inositol derivatives for increasing chloride secretion and inhibiting inflammati2008
Identifying soft permanent virtual circuits2004
Network management protocol for efficient retrieval operations2002
Correlation system for use in wireless direct sequence spread spectrum systems2002
Correlation system for use in wireless direct sequence spread spectrum systems2000
Device and method for the treatment of sleep apnea syndrome1997
Use of polyvinyl pyrrolidone for reducing the adherence of oral bacteria1996