Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025

Method for fabricating semiconductor device capable of decreasing critical dimension in peripheral region

US Patent 7563721 · Granted Jul 21, 2009

Assignee

Inventors

View full patent text on Google Patents →