Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of designing a synchronous circuit of VLSI for clock skew scheduling and optimization

Method of designing a synchronous circuit of VLSI for clock skew scheduling and optimization

US Patent 7562324 · Granted Jul 14, 2009

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Vision inspection and correction method, together with the system apparatus ther2023
Apparatus and method for lowering power dissipation based on operation between d2023
Voltage converter circuit for converting AC voltage to DC voltage2022
Light-emitting device2020
Light-emitting device2019
Consensus-based power control apparatus2018
Chemically-modified graphene and method for producing the same2015
Method of designing a static synchronous compensator based on passivity-based co2011
Method of calculating power flow solution of a power grid that includes generali2010
Generalizations of adjoint networks techniques for RLC interconnects model-order2010
Generalizations of adjoint networks techniques for RLC interconnects model-order2010
Biomedical signal instrumentation amplifier2010