Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and device for reduced read latency of non-volatile memory

Method and device for reduced read latency of non-volatile memory

US Patent 7562180 · Granted Jul 14, 2009

Estimated economic value: $16,130,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Managing operational state data in memory module2025
Extended utilization area for a memory device2025
Extended utilization area for a memory device2025
Extended utilization area for a memory device2025
Apparatus and method to share host system RAM with mass storage memory RAM2025
Channel optimized storage modules2025
Extended utilization area for a memory device2024
Extended utilization area for a memory device2024
Extended utilization area for a memory device2024
Extended utilization area for a memory device2023
Extended utilization area for a memory device2023
Extended utilization area for a memory device2023