Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Semiconductor integrated circuit device comprising MOS transistor having charge storage layer and method for testing semiconductor memory device

Semiconductor integrated circuit device comprising MOS transistor having charge storage layer and method for testing semiconductor memory device

US Patent 7558120 · Granted Jul 7, 2009

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Semiconductor testing device having test result sending back to generate second 2010
Semiconductor memory device2009