Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › In-situ removal of surface impurities prior to arsenic-doped polysilicon deposition in the fabrication of a heterojunction bipolar transistor

In-situ removal of surface impurities prior to arsenic-doped polysilicon deposition in the fabrication of a heterojunction bipolar transistor

US Patent 7556048 · Granted Jul 7, 2009

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Monitoring and control of a fabrication process2011
Structure and method for improved heat conduction for semiconductor devices2009
Structure and method for improved heat conduction for semiconductor devices2008
Bypass loop gas flow calibration2006
Bypass loop gas flow calibration2006
Test structure and method for yield improvement of double poly bipolar device2006
Method for using an in situ particle sensor for monitoring particle performance 2004
Method of planarizing a surface on an integrated circuit2001
Electronic apparatus having improved scratch and mechanical resistance2001
Method of determining copper reduction endpoint in the fabrication of a semicond2001
Method for enhanced dielectric film uniformity2000
High density plasma passivation layer and method of application2000