Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Power management in digital receivers that adjusts at least one a of clock rate and a bit width based on received signal

Power management in digital receivers that adjusts at least one a of clock rate and a bit width based on received signal

US Patent 7555661 · Granted Jun 30, 2009

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Universal synchronous FIFO IP core for field programmable gate arrays2025
Efficient high speed ADC interface design2015
Field programmable gate arrays with built-in self test mechanisms2014
Memory reduction in digital broadcast receivers2010