{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Reducing effects of parasitic transistors in thyristor-based memory using an isolation or damage region", "item": "https://www.patentleaderboard.com/patent/7554130"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Reducing effects of parasitic transistors in thyristor-based memory using an isolation or damage region

Reducing effects of parasitic transistors in thyristor-based memory using an isolation or damage region

US Patent 7554130 · Granted Jun 30, 2009

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Systems and methods for generating logical-to-physical tables for wear-leveling2025
Circuit for high-sensitivity radiation sensing2024
Minimally invasive thrombectomy2024
Multi-modal gas blocks for gas piston-operated firearms2022
Memory operations with consideration for wear leveling2022
Minimally invasive thrombectomy2022
Side door car camper2022
Rear hatch camper2022
Side door car camper2022
Apparatuses having memory cells with two transistors and one capacitor, and havi2022
Motor drive housing2021
Motor drive housing2021