{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Interleaved track and hold circuit", "item": "https://www.patentleaderboard.com/patent/7545296"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Interleaved track and hold circuit

Interleaved track and hold circuit

US Patent 7545296 · Granted Jun 9, 2009

Estimated economic value: $11,292,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Circuit and method for calibration of digital-to-analog converter2025
Systems and method of compensating for nonlinear capacitance in converters2024
Systems and methods of signed conversion2024
Calibration detector with two offset compensation loops2024
Asymmetric data transmission using efficiency features2024
Comparator with floating capacitive supply2022
Capacitive digital to analog convertor (CDAC) with capacitive references2022
Method and apparatus to avoid noise figure degradation of a wireless receiver by2018
Linearized dynamic amplifier2017
Multi-input wireless receiver based on RF sampling techniques2017
Digital-to-analog converter using nonlinear capacitance compensation2016
Switched capacitance converter2015