Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Technique for strain engineering in Si-based Transistors by using embedded semiconductor layers including atoms with high covalent radius

Technique for strain engineering in Si-based Transistors by using embedded semiconductor layers including atoms with high covalent radius

US Patent 7544551 · Granted Jun 9, 2009

Estimated economic value: $8,157,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Integrated circuits with an insultating layer and methods for producing such int2016
Method for providing at least one service with at least one item of formatted as2016
Method for entering identification data of a vehicle into a user database of an 2016
Technique for forming a dielectric interlayer above a structure including closel2014
Increased density of low-K dielectric materials in semiconductor devices by appl2014
Increased stability of a complex material stack in a semiconductor device by pro2013
Methods of fabricating a semiconductor IC having a hardened shallow trench isola2013
Metal cap layer with enhanced etch resistivity for copper-based metal regions in2013
Metal cap layer with enhanced etch resistivity for copper-based metal regions in2013
Increasing reliability of copper-based metallization structures in a microstruct2013
Increasing reliability of copper-based metallization structures in a microstruct2013
Increasing reliability of copper-based metallization structures in a microstruct2012