Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Systems and methods for speed binning of integrated circuits

Systems and methods for speed binning of integrated circuits

US Patent 7539893 · Granted May 26, 2009

Estimated economic value: $22,533,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Reconfigurable scan chain connectivity to enable flexible device I/O utilization2013
Built in self test (BIST) for high-speed serial transceivers2010
Apparatus and method for high speed sampling or testing of data signals using au2008
Systems and methods for jitter analysis of digital signals2008
High speed I-O loopback testing with low speed DC test capability2007
High-speed, adaptive IDDQ measurement2002