Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Overshoot reduction in VCO calibration for serial link phase lock loop (PLL)

Overshoot reduction in VCO calibration for serial link phase lock loop (PLL)

US Patent 7539473 · Granted May 26, 2009

Estimated economic value: $7,976,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Analog-to-digital converters with resistor digital-to-analog converters for refe2020
Temperature compensation for reference voltages in an analog-to-digital converte2019
Current mode logic circuit with multiple frequency modes2016
Environmental and computing cost reduction with improved reliability in workload2014
Static noise margin monitoring circuit and method2014
Solutions for controlling bulk bias voltage in an extremely thin silicon-on-insu2014
Solutions for controlling bulk bias voltage in an extremely thin silicon-on-insu2013
Test circuit for serial link receiver2013
Method and arrangements for link power reduction2012
Method and arrangements for link power reduction2012
Adaptive noise suppression using a noise look-up table2011
Apparatus for transmitting data and additional information simultaneously within2011