Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Gate structure and method for fabricating the same, and method for fabricating memory and CMOS transistor layout

Gate structure and method for fabricating the same, and method for fabricating memory and CMOS transistor layout

US Patent 7538018 · Granted May 26, 2009

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method of forming a bifacial solar cell structure2016
Manufacturing method of dynamic random access memory2011
Method for preparing a memory structure2009
Method of forming contact plugs2009
Dynamic random access memory (DRAM)2008
Memories having a charge storage node at least partially located in a trench in 2008
Memories having a charge storage node at least partially located in a trench in 2007
Trench capacitor and method for preparing the same2006