Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Stress enhanced MOS transistor and methods for its fabrication

Stress enhanced MOS transistor and methods for its fabrication

US Patent 7534689 · Granted May 19, 2009

Estimated economic value: $8,842,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

High resistivity silicon-on-insulator substrate comprising an isolation region2025
Managing metadata for external content within a computing environment2025
Managing multi-tenant keys in multi-tenant computing environments2025
Gas turbine engine2024
High resistivity semiconductor-on-insulator wafer and a method of manufacture2023
High resistivity single crystal silicon ingot and wafer having improved mechanic2023
High resistivity single crystal silicon ingot and wafer having improved mechanic2023
Gas turbine engine2023
High resistivity SOI wafers and a method of manufacturing thereof2023
Method of preparing an isolation region in a high resistivity silicon-on-insulat2023
Gas turbine engine2023
Electromagnetic casting systems including furnaces and molds for producing silic2022