Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025

Hierarchical semiconductor memory device capable of carrying out a disturb refresh test on a memory array basis

US Patent 7529144 · Granted May 5, 2009

Estimated economic value: $334,000

Assignee

Inventors

View full patent text on Google Patents →