Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Buffered memory having a control bus and dedicated data lines

Buffered memory having a control bus and dedicated data lines

US Patent 7526597 · Granted Apr 28, 2009

Estimated economic value: $8,815,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Dynamic random access memory (DRAM) component for high-performance, high-capacit2025
Memory system topologies including a memory die stack2025
High-performance, high-capacity memory systems and modules2025
Scalable architecture for reduced cycles across SOC2025
Memory system with threaded transaction support2025
Memory controllers, systems, and methods supporting multiple request modes2025
DRAM retention test method for dynamic error correction2025
Memory repair method and apparatus based on error code tracking2024
Memory component with adjustable core-to-interface data rate ratio2024
High performance persistent memory2024
Sleep platform pneumatics management system2024
Adaptive sleep system using data analytics and learning techniques to improve in2024